收藏本站
Chapter 1: What’s New for Release 13.1
-
The Triple-Rate SDI receiver and transmitter are provided as unencrypted
source code in both Verilog and VHDL, allowing you to fully customize these
interfaces as required by your specific applications.
?
3GPP LTE PUCCH Receiver v1.0 (AXI4-Stream)
-
-
Provides designers with an LTE Physical Uplink Control Channel Receiver
block for the 3GPP TS 36.211 v9.0.0 Physical Channels and Modulation
(Release 9) specification.
Support for channel estimation, demodulation and decoding.
Additional IP supporting AXI4 Interfaces
?
?
?
?
The latest versions of CORE Generator IP have been updated with Production AXI4
interface support. For more detailed support information see
www.xilinx.com/ipcenter/axi4_ip.htm .
In general, the AXI4 interface will be supported by the latest version of an IP, for
Virtex?-7, Kintex?-7, Virtex?-6 and Spartan?-6 device families. Older "Production"
versions of IP will continue to support the legacy interface for the respective core on
Virtex?-6, Spartan?-6, Virtex?-5, Virtex?-4 and Spartan?-3 device families only.
For general information on Xilinx AXI4 support see
www.xilinx.com/ipcenter/axi4.htm .
A comprehensive listing of cores that have been updated in this release can be viewed
at www.xilinx.com/ipcenter/coregen/updates_13_1.htm .
CORE Generator Enhancements
?
?
?
?
Introducing support for IP-XACT based IP repositories for Xilinx and Alliance
Program Member IP. (Requires no changes to existing CORE Generator, PlanAhead
and Project Navigator user flows.)
Addition of “Manage IP” pull-down menu to provide repository and IP management
features.
Display of AXI4 support by each IP in the IP catalog has been expanded to display the
various AXI4 interfaces in separate sortable columns: AXI4, AXI4-Stream and AXI4-
Lite
Individual ports in IP symbols can now be grouped into AXI4 channels for simplified
symbol views.
PlanAhead IP Design Flow Enhancements
?
?
?
Introducing support for IP-XACT based IP repositories for Xilinx and Alliance
Program Member IP (Requires no changes to the existing PlanAhead IP flow).
Display of AXI4 support by each IP in the IP catalog has been expanded to display the
various AXI4 interfaces in separate sortable columns: AXI4, AXI4-Stream, and AXI4-
Lite.
Support added for Automatic IP Upgrade flow.
20
www.xilinx.com
ISE Design Suite 13: Release Notes Guide
UG631 (v 13.1)
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
EF-EDK-FL SOFTWARE EDK EMBED FLOAT
EF-ISE-DSP-FL SOFTWARE ISE DSP EDITION
EF-ISE-SYSTEM-FL ISE DESIGN SYST FLOATING LICENSE
EF-VIVADO-HLS-FL VIVADO HLS, FLOATING LICENSE
EFM32-GXXX-PTB BOARD PROTOTYPING FOR EFM32
EFS315 FUSE INDUST 315A 415V BS IEC
EHBNCSCB CONN EH BNC T/H SOLDER CUP BLK
EHE004 BOARD ENERGY HARVESTING
相关代理商/技术参数
EF-DSP-PC-NL 功能描述:SOFTWARE SYS GEN FOR DSP RoHS:是 类别:编程器，开发系统 >> 软件 系列:ISE® 设计套件 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
EFDSS645B25A 制造商:Panasonic Industrial Company 功能描述:DELAY LINE
EFDST645B15B 制造商:Panasonic Industrial Company 功能描述:DELAY LINE
EFE01A 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|BRIDGE|HALF-CNTLD|CC|200V V(RRM)
EFE01A-F 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|BRIDGE|HALF-CNTLD|CC|200V V(RRM)
EFE01A-S 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|BRIDGE|HALF-CNTLD|CC|200V V(RRM)
EFE01A-SE 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|BRIDGE|HALF-CNTLD|CC|200V V(RRM)
EFE01B 制造商:CRYDOM 制造商全称:Crydom Inc., 功能描述:Power Modules